Missouri University of Science and Technology

Scholars' Mine
Electrical and Computer Engineering Faculty
Research & Creative Works

Electrical and Computer Engineering

01 Oct 2003

Suitability of Pulse Train™, A Novel Digitally Implemented RealTime Control Technique, for BIFRED Converter
Mehdi Ferdowsi
Missouri University of Science and Technology, ferdowsi@mst.edu

Ali Emadi
Mark Telefus
Anatoly Shteynberg

Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork
Part of the Electrical and Computer Engineering Commons

Recommended Citation
M. Ferdowsi et al., "Suitability of Pulse Train™, A Novel Digitally Implemented Real-Time Control
Technique, for BIFRED Converter," Proceedings of the 25th Annual International Telecommunications
Energy Conference (2003, Yokohama, Japan), pp. 542-548, Institute of Electrical and Electronics
Engineers (IEEE), Oct 2003.

This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been
accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized
administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including
reproduction for redistribution requires the permission of the copyright holder. For more information, please
contact scholarsmine@mst.edu.

29-2

Suitability of Pulse Train
,'T
a Novel Digitally Implemented Real-Time Control
Technique, for BIFRED Converter
M. Ferdowsi, A. Emadi

M. Telehs, A. Shteynberg

Grainger Power Electronics and Motor Drives Laboratory
Electric Power and Power Electronics Center
Illinois Institute of Technology
Chicago, IL 60616-3793, USA
Phone: +1/(312)567-8940; Fax: +1/(312)567-8976
E-mail: ferdmeh@iit.edu; emadi@iit.edu

iWan Corporation
90 Albright Way
Las Gatos, CA 95032, USA
Phone: +1/(408)374-4200; Fax: +1/(408)341-0455
E-mail: mtelefus@iwatt.com
E-mail: ashtevnberg@,iwatt.com

Abstracc
Pulse Train rM, a new control scheme, is presented and
applied to a BIFRED converter operating in discontinuous
conduction mode (DCM), which avoids the light-load highvoltage stress problem. In contrast to the conventional control
techniques, the principal idea of Pulse Train is to regulate the
output voltage using a series of high and low energy pulses
generated by the current of the inductor. In this paper,
applicability of the proposed technique to both the input and
magnetizing inductances of BlFRED converter is investigated.
Analysis of BIFRED converter operating in DCM as well as the
output voltage ripple estimation are given. Experimental results
on a prototype converter are also presented.

1.0

Introduction

Power converters operating in DCM enjoy higher efficiency
as well as lower EM1 noise due to the zero current switching
of the active devices. However, compared to the continuous
conduction mode (CCM), the properties of the converters
operating in DCM change essentially [I I]-[13]. For instance,
the DC voltage conversion ratio becomes load dependent.
Pulse Train regulates the output voltage using a series of high
and low energy pulses generated by the current of the
inductor. This control method provides a fast dynamic
response and does not have the drawbacks of the
conventional approaches. Furthermore, it is simple and has
been implemented in a single digital chip. Pulse Train is
robust against the converter parameter variations
In this paper, Pulse Train control technique is applied to a
DCM BIFRED converter to achieve load regulation. Section
2 describes BIFRED converter operating in DCM-DCM. The
formulation of DCM-DCM BIFRED is derived in Section 3.
Section 4 presents the application of Pulse Train to both input
and magnetizing inductances of BIFRED converter along
with the simulation results. Output voltage ripple is studied in
Section 5. Experimental results of applying Pulse Train
technique to BIFRED converter are presented in Section 6.
Finally, Section 7 draws conclusions and presents an overall
evaluation of this new control technique.

Switching power supplies are desired to enjoy profitable
features such as: wide range of output voltage regulation,
small size, low implementation cost, and simple control
scheme. It is well proved that it is severely hard to achieve
these features all at the same time. Boost integrated Flyback
rectifierknergy storage DC-DC (BIFRED) converter appears
to enjoy most of the advantageous characteristics at a good
extent. It achieves high level of performance by forcing each
energy storage element to change its state as independent as
possible from the other elements [1]-[3].
The output voltage regulation of the power converters has
conventionally been achieved via frequency domain control
techniques using analog control approaches. Implementation
of complicated control functions using analog controllers is
not an easy and sometimes doable task. On the other hand,
digitally implemented advanced control techniques for power
converters enjoy growing popularity due to their accuracy,
flexibility, and robustness [4]-[9]. With the increase of the
processing speed of the digital processors and decrease of
their cost, digital signal processors have been facing an
enormous growth of popularity in control applications in the
past few years. Along with the daily advancements of digital
integrated circuit (IC) manufacturing technology, complex
control functions are easier to be implemented digitally.

2.0

BIFRED topology was initially resulted from integration of
a Boost converter, operating in DCM, with a Flyback
converter, operating in CCM [14]. Fig. 1 shows the circuit
diagram of a typical BIFRED converter. Inserting a diode in
&ont of the isolated Cuk converters would result in the same
topology [15], [16].

Pulse Train is a new control method for power converters
operating in discontinuous conduction mode (DCM) [IO].
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Fig. I . Circuit diagram of the BIFRED converter.

Fig. 2. Four d i f f m t operational modes of the B W D converter operating in DCM-DCM: (a) mode I (S:on, D,: on. D2:om, @) mode U (Soff, D,: on,
0,:an), (c) mode 111 ( S off, D,: off,4:on), and (d) mode IV (S: off,D,: off, DI: off).

In this converter the input inductor operates independently
in DCM and the energy storage capacitor is in the series path
of the energy flow. However, the voltage across the energy
storage capacitor has a strong dependency on the output load
and it suffers from the high voltage stress at light loads.
Article [16] introduces a new operational mode for this
converter, where both the Boost and Flyback converters
operate in DCM. With this new mode of operation, large load
dependent voltage variations of the energy storage capacitor
no longer exit. Fig. 2 shows four different operating modes of
the BIFRED converter operating in DCM-DCM. These
operating modes can briefly be described as follows:
Mode I: At the beginning of this mode, switch S is tumed
on; therefore, both switch S and diode D, conduct. Input
voltage source energizes the input inductor LI. At the same
time, magnetizing inductance of the transformer L2 receives
the energy stored in energy storage capacitor Cl through the
switch S. On the secondary side of the transformer, due to the
negative voltage appearance across diode D2, it gets reverse
biased and output capacitor C2transfers some of its energy to
load R.
Mode II: This mode initiates when switch S is turned off.
Therefore, the current of the input inductor LI flows through
the energy storage capacitor Cl and the primary side of the
transformer delivering its energy to capacitor C,. Inductor L,
is completely de-energized at the end of this interval.
Secondary diode D2 is forward biased, which allows the
output capacitor to be charged through the secondary winding
of the transformer.

diode D2 conducts. Therefore, output capacitor C2receives all
of the energy of the magnetizing inductance of the
transformer L,. Throughout this whole' interval, the energy
state of the input inductor L I remains at zero while the energy
state of the energy storage capacitor Cl stays at a constant
positive level. This mode ends when the magnetizing
inductor L2 is completely de-energized.
Mode I K In this mode, switch Sand diodes D,and D, do
not conduct while the output capacitor delivers energy to the
load. During this interval, the energy state of inductors L, and
L2 stay at zero while the energy state of the energy storage
capacitor C, remains at a constant positive level. This mode
finishes when the switch is turned on again.
Fig. 3 depicts the typical waveforms of the voltage and
current signals of the BIFRED converter operating in DCMDCM mode. As we can observe kom this figure, d, is the
duty ratio of switch S conduction period in mode I, d2 is the
duty ratio of input inductor L, de-energizing period in mode
11, and d3 is the duty ratio of secondary diode dl conduction
period in modes I1 and 111.
3.0

Formulation Derivation of BIFRED Converter

Current of the input inductor ILl begins the switching
period at zero and increase during the first subinterval with a
constant slope given by the applied input voltage divided by
the inductance. The peak inductor current Inma is equal to
the constant slope multiplied by the length of the first
subinterval:

Mode Ilk This mode starts when the input current reaches
zero. Switch S and diode D Ido not conduct while secondary
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Fig. 3. Typical waveforms ofthe voltagc and e m f signals of the
BFRED converter operatingia DCM-DCM mode.'

Likewise, for the descending current of the input inductor
in the second subinterval, by considering the reflected output
voltage to the primary side of the transformer and the voltage
across the energy storage capacitor C,, one obtains:

Writing the same equation for inductor L2 in the first
subinterval yields:
dr

Fig. 4. precise (solid line) and approximated(doltedlme) values of
voltage transfer mtio as a function of d,; (a) R=20 R, and @) R=I 0 R

(3)
Furthermore, in the second and third subintervals, based on
the descending slope of the magnetizing inductor of the
transformer L2,we can write:
(4)
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Due to the capacitor charge balance in the equilibrium mode,
including the fmt and the second subintervals in which the
energy storage capacitor conducts, one obtains:
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Likewise for capacitor C2,based on the average value of the
we obtain:
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Substitution of equations (l), (2), and (3) io ( 5 ) to eliminate
Vc, and dz yields:
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Fig. 5. N o m a l i d value of the voltagc acm C,; (a) dr-0. I , @) drQ.2,
and (E) d d . 3 .

Based on the solution of equation (9), we can approximate
the input to output voltage transfer ratio of the BIFRED
converter (M=VoNin)as:

as d3>d2. Furthermore, magnetizing inductance Lz nearly
operates in critically discontinuous conduction mode
(CDCM).
4.0

The precise value of the voltage transfer ratio (solid line) and
its approximation based on equation (IO) (dashed line) are
sketched in Fig. 4 for different values of the load resistance.
The voltage across the energy storage capacitor can also be
calculated after finding the output voltage based on the
solution of equation (9) for Vq. In Fig. 5 , normalized value
of this voltage, using the input voltage, is sketched as a
h c t i o n of load resistance for different values of the duty
cycle. As we can see in this figure, the voltage across the
energy storage capacitor increases when the load increases.
This increment is less than the case when BIFRED converter
operates in CCM-DCM [16].

Pulse Train Control Scheme

Pulse Train control algorithm regulates the output voltage
based on the presence and absence of power pulses, rather
than employing pulse width modulation (PWM) [IO], [17],
[18]. Fig. 7 depicts the block diagram of the Pulse Train
regulation scheme. At the beginning of each switching
interval, samples of output voltage are taken. If the output
voltage is higher than the desired level, low-power sense
pulses are generated sequentially until the desired voltage
level is reached. On the other hand, if the output voltage is
lower than the desired level, instead of sense pulses, highpowerpowerpulses are generated.

n - L J

Duty ratios d2 and d3, as well as dl+dz as a function of d,
are depicted in Fig. 6. At the p i n t where dl+dz reaches one,
the input inductor will no longer operate in DCM.
Furthermore at the point where dz and d3 cross each other,
magnetizing inductance of the transformer will no longer
operate at DCM. These two points are desired to happen for
the same value of df.This can be done by choosing the right
values for input inductor LI and magnetizing inductance L2.
As can be observed from Fig: 6, the converter needs to
operate for the duty ratios of df less than the abovementioned cross points.

Converter

I

I
High Power Pulse

c Low Power Pulse
Fig. I . Black diagram of Pulse Train control technique.

I
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The time duration is the same for both the power and sense
pulses; but, due to the longer on time of the switch during a
power pulse, compared to a sense pulse, more power will be
delivered to the load. The ratio between the switch on time of
a power pulse and the switch on time of a sense pulse (k) can
be chosen by making a compromise between the output
voltage ripple and the power regulation range from full power
to low power. Using Pulse Train control scheme results in an
ultra fast dynamic response and simplified circuit design.

I

di
Fig. 6. (a) d , @) d,, and(c) d,+d, BS a function ofd,.

We need to note that our calculations in section 3 are valid
if and only if d3>dz.Therefore, the best design criteria is to
designate the values of LI and LZ in a way to make sure that
continuous conduction mode of L I and L2 starts at the same
point where dF&. In this way, choosing smaller values for df
guarantees that both of the inductors operate in DCM as well

Fig. 8 depicts the basic idea of the Pulse Train control
technique being applied to the input inductor of BIFRED
converter. At the beginning of each switching cycle, based on
the difference of the output voltage with tbe desired voltage
level, it will be determined whether a power or sense pulse
needs to be generated. Operating in constant peak current
mode control, in a power pulse, the switch remains on and the
current of the input inductor is allowed to increase until it
reaches a designated peak level (1"). At this point, the
switch tums off and the next cycle starts when the current of
the inductor reaches zero. A sense pulse has the same period
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as the preceding power pulse; but, the switch turns off when
Since the input current ramps
its current reaches I,,&.
linearly with the switch on time, the switch on time of a sense
pulse is Ik times as the switch on time of a power pulse.
Hence, a sense pulse transfers only I/?? time as much energy
as a power pulse. It is worth to note that the time duration of
each sense cycle is equal to the time length of the last power
cycle; thus, the converter fairly operates in the fixed
frequency mode.
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Fig. 9 shows the simulation results of applying this control
method to a BIFRED converter with I,,=l; k=4, and V,<,=15.
For this specific value of the output power demand, the
control scheme generates three power pulses and one sense
pulse in each regulation cycle.
Ill
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5.0

Output Voltage Ripple

Assuming that the output voltage is at its desired level
( V c ~ v , , ) , we can rewrite equation (7) like:
2
(11)
AILZmar + BILZma, - C = 0
where

A = "L2, B = dlT(nVref

- c,,), and c = "LIILlmar

2

Solution of equation (1 1) for I,,,, and using equations (3)
and ( 5 ) to find Vc, and dz, when I,,,,=I,,,
we can calculate
the average value of the current passing through Dz:
I
I
(12)
IDav = -d31L2ma,
+
;nd
2 ILlmax
-7
The total changes of the output voltage after applying a
power pulse can he estimated as:

1

Likewise, solution of equation (11) for a sense cycle
(IL,,~=I,,&) leads us to the total changes of the output
voltage after applying a sense pulse (AV,,). AV0.p (red line)
and
(blue line) as a function of load resistance R are
sketched in Fig. 11. As we can observe, the control scheme
tries to regulate the output voltage by generating the right
nnmher of sense and power pulses in each regulation cycle.
We can observe that as the output power increases, AV0.p
decreases; but,
increases. This fact implies that at a
higher output power level, the control strategy prefers to have
more power pulses rather than sense pulses in each regulation
cycle and vice versa in light loads. Tbe value of the output
load resistance at which the two graphs cross each other is the
value of load, which requires one power pulse associated with
one sense pulse in each regulation cycle. Considering
different values for the load resistance, different patterns of
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high and low power cycles can be extracted using Fig. 11.
Table I shows some examples of the pattem of power and
sense pulses.

30

10

40

I
M

SO

R
Fig. 12. M c a r d (a) input current (0.6 A/&v) and @)
ripple (0.1 Vidiv)for 60% of full load.

as funetions of load resistance.

Fig. 1 I . (a) AVO? and @)

Output Voltage

TABLEI SENSE AND POWER PULSE PAlTERN pR6DICTION E4 ONE
REGULATlGN CYCLE

R
20

13

IO

AV0.p
0.164
0.271
0.408

-AVm
0.381
0.274
0.137

Predicted Pattern
3'P - 7's
I'P- I'S

3'P-

I'S

According to Table I, for instance when R=IO, we have
AVo,.p=lN*-AVo,s which predicts for this value of load, in
each regulation cycle, the converter generates one sense pulse
associated with each three power pulses. Therefore, fust we
(equation (13)) associated with
calculate AVo,, and
each value of R, then we find two integers as this equation
holds.
U*
= p *-AV o s
(14)
where a and p represent the number of power and sense
pulses in each regulation period.

6.0

Fig 13 Mcarurcd (a) input c u m 1 (0.6 A drv) and (b)output voltagc
npplr (0.I V.dw) far a step load change of 30% 10 60% of full load

Experimental Results

In order to implement the proposed Pulse Train control
strategy for BIFRED converters, iW2202, which is a digital
switched mode power supply controller IC, has been
developed [19]. This IC is an SO-8 package. A prototype
DCM-DCM BIFRED converter was designed and
implemented to provide an output of 12V, 2A using the
iW2202 Pulse Train controller IC. Simplicity and low cost
are the main advantages of this digital controller IC [19].
The experimental results of the Pulse Train coutrol
method applied to the input inductor of the BIFRED
converter are shown in Figs. 12 and 13. Fig. 12 depicts the
input inductor current and the output voltage ripple for the
value of load equal to 60% of the full load, whereas Fig. 13
shows the waveforms for a 30% to 60% step load change.

7.0

Conclusions

DCM-DCM BLFRED converter has the advantage of low
voltage level across the energy storage capacitor and,
therefore, less voltage stress across the input diode and
switcb. This converter has found its way into many
applications. To address the challenge of designing
controllers for this type of converters, this paper has
introduced the navel Pulse Train control theory. This new
real time control method bas several advantages over the
conventional techniques, such as robustness, accuracy, and
fast transient response. Simulation as well as experimental
results completely match with the theoretical concept.
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